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We develop a method for nontrivially restricting fanout in a circuit. We study the com- 
plexity of the circuit value problem and a new problem, network stability, when fanout is 
limited. This leads to new classes of problems within 8. We conjecture that the new classes 
are different from B and incomparable to J+‘V. One of these classes, %‘V, contains several 
natural complete problems, including circuit value for comparator circuits, lex-first maximal 
matching, and problems related to stable marriage and stable roommates. When fanout is 
appropriately limited, we obtain positive results: a parallel algorithm for circuit value that 
runs in time about the square root of the number of gates, a linear-time sequential algorithm 
for network stability, and logspace reductions between circuit value and network stability. 
% 1992 Academic Press. Inc. 
1. INTRODUCTION 
1.1. Restricting Fanout in Circuits 
In the circuit model of computation, it is traditional to assume that once a value 
is computed, copies of this value may be made. If two copies can be made, any 
number of copies can be made, at little extra cost; so there does not seem to be a 
meaningful way to restrict fanout without reducing the circuit to a forest. We 
develop a method for nontrivially restricting fanout by altering the definition of 
“circuit.” In our model, each input to the circuit and each ouput of a gate can either 
enter one gate or become an output of the circuit, but not both. However, we allow 
multiple-output gates so that the computing power of our circuits is not unduly 
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restricted. Control of fanout is then obtained by placing certain conditions on the 
different outputs produced by a gate. 
We identify two properties of (multiple-output) gates as being relevant to our 
enterprise. We define what it means for a gate to preserve adjacency, and for a gate 
to have scatter. We offer two definitions of what it might mean for a gate to support 
fanout: a gate supports fanout in the strong sense if it can simulate copying; a gate 
supports fanout in the weak sense if it can simulate a gate with more nontrivial 
outputs than inputs. We can tell whether a gate supports fanout in either sense: a 
gate supports fanout in the strong sense if and only if its does not preserve 
adjacency; a gate supports fanout in the weak sense if and only if it has scatter. 
1.2. The Problems We Study 
The first problem we study is circuit value. Here the task is, given a description 
of a boolean circuit and its inputs, to compute the value of its output(s). We also 
define and study the network stability problem. For our purposes, a network is a 
boolean circuit with feedback. In the network stability problem, the task is to tell, 
given a network and its inputs, whether there is a consistent way to assign values 
to the edges of the network. The focus of our research is on how the complexity of 
circuit value and network stability depends on the properties of the gates consti- 
tuting the circuit of network. The interesting results arise when the gates cannot 
support fanout, in one or both of the two ways presented earlier. 
1.3. Connections with Complexity Theory 
“Is logarithmic space as powerful as polynomial time?’ is a long-standing open 
problem in complexity theory. The answer is widely believed to be “no,” but no one 
has been able to supply a proof. Instead, complexity theorists have developed a 
hierarchy of classes of problems between logarithmic space and polynomial time: 
Y c ,VP? E N%? c 9’. (See [6].) Here 9 and JVY are space complexity classes, 
and capture what can be achieved in logarithmic space on deterministic and 
nondeterministic Turing machines; 9 captures the power of polynomial time 
on a deterministic Turing machine. The class Jlrg is a parallel complexity class; it 
contains all the problems that are highly parallelizable using a feasible amount of 
computational resources. The question “Is Jlr% = 8” is a fundamental question in 
parallel computation; it asks whether all problems that can be feasibly solved on a 
sequential machine can be solved very fast in parallel with feasible amounts of 
hardware. Again, the answer is believed to be “no,” but no one has a proof. 
In this paper, we identify new classes of problems between 9 and 9. We conjec- 
ture that these classes are properly contained in 9’ and are incomparable to .NK 
One of these classes, %‘%?, contains several natural complete problems. 
1.4. Summary of Results 
The complexity of circuit value and network stability is easily determined if the 
gates support fanout in the strong sense; usually we obtain problems that are com- 
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plete for a standard complexity class, If the gates do not support fanout even in the 
weak sense, we obtain efficient algorithms and parallel reductions. The case where 
the gates support fanout in the weak sense but not in the strong sense has recently 
been resolved by the work of Feder [9]. 
We give a parallel algorithm for circuit value that runs in time about the square 
root of the number of gates if the gates are scatter-free. In contrast, the fastest 
known parallel algorithm for general circuit value takes close to linear time. We 
also give a linear-time sequential algorithm for network stability if the gates are 
scatter-free. In addition, we give logspace reductions between the network stability 
problem over a scatter-free basis and the circuit value problem over the same basis. 
We identify a class of natural problems that are efficiently interreducible with the 
problem of determining the output of a comparator circuit. These problems include 
Iex-first maximal matching and several problems related to stable matching, 
1.5. Outline of the Paper 
This paper discusses the key results that appeared in the preliminary version 
[21] in greater depth. The reader interested in a more complete exposition is 
referred to [32]. Section 2 contains basics. Section 2.2 discusses two definitions of 
what it might mean for a set of gates to support fanout. Section 3 proves a basic 
result about simulations. Section 4 studies the complexity of circuit value. The 
parallel algorithm for circuit value that runs relatively quickly if the gates are 
scatter-free is described in Section 4.2.1. Section 5 studies network stability. In 
Section 53.1 we present the linear-time algorithm for network stability over scatter- 
free bases and show how to reduce such a network stability problem to a circuit 
value problem over the same basis. Section 6 discusses the class %‘V. We discuss 
exciting related research in Section 7, and we conclude in Section 8. 
2. PRELIMINARIES 
2.1. Gates, Circuits, and Networks 
A A-input boolean function is a function (0, 1)” to (0, 11. A A-input, p-output 
gate is a function g : (0, 11” -+ (0, 1)” from I-bit input words to p-bit output words. 
Thus, a gate may be regarded as a sequence of p I-input boolean output functions. 
For our purposes, gates with the same set of output functions are identical. We 
assume that each gate has a fixed number of inputs and outputs. A basis is a set 
of gates. 
The influence graph of a gate tells which outputs depend on which inputs. Thejth 
input, ii, of a gate g influences the kth output, ok, if there are two input words s1 
and s2 differing only in the jth bit, such that g(s,) and g(sz) differ in the kth bit. 
The influence graph of a gate has one vertex for each input and output of ,the gate, 
and an edge between the vertices corresponding to input ij and output ok if and 
only if ii influences ok. A gate with a disconnected influence graph is essentially the 
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same as a set of gates; we assume henceforth that each gate has a connected 
influence graph. In particular, our gates do not have trivial inputs or outputs, i.e., 
every input contributes in some way to the function g, and every output depends 
in some way on the inputs. 
A network is a finite labelled directed graph. Source (in-degree zero) nodes of the 
directed graph have out-degree one and are called input nodes; sink (out-degree 
zero) nodes have in-degree one and are called output nodes. Each internal node is 
labelled with a gate and an ordering of its immediate predecessors and successors. 
If an internal node has in-degree 2 and out-degree /L, its gate has >L inputs and P 
outputs. If the underlying directed graph of a network is acyclic, the network is 
called a circuit. A circuit computes a function in the usual manner. A network 
(circuit) is said to be over a basis !2 if every gate in it is from Q. The size of a 
network is the number of edges in it. 
Our definition of “circuit” differs from the standard definition in two respects: all 
copying of computed values is explicit and must occur within a gate, and multiple- 
output gates are allowed. These provisions help us capture the intuitive notion of 
fanout without restricting the computing capability of circuits. Our definition of 
“network” is nonstandard. A network is essentially a combinational circuit with 
feedback and is not intended to “compute” anything. 
Some of the gates that appear in this paper are listed in Table I. The reader is 
invited to refer to this table while reading the following definitions. 
A gate g, is a restriction of gate g, if it can be obtained in the following manner. 
Fix zero or more inputs of g, to constant values. As a result, zero or more outputs 
of g, get assigned constant values; the other outputs of g, continue to compute 
nontrivial functions of the remaining inputs. Restriction g, is then obtained by 
discarding all of the fixed inputs, all of the fixed outputs, and zero or more of the 
nontrivial outputs of g,. For example, the X gate is a restriction of the 6, gate, 
obtained by fixing any one input of the 6, gate to 1 and then discarding fixed inputs 
TABLE I 
Some of the Gates That Appear in This Paper 
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and outputs. The closure of a basis Q is the basis S2* consisting of all restrictions 
of gates in 0. 
Gate g can be simulated by basis Sz if there is a circuit over L?* that computes 
the function g. We say, for convenience, that gate g, can be simulated by gate g, 
when we mean that g, can be simulated by the basis (g2}; similarly, we say a basis 
can be simulated (by another basis) if every gate in it can be simulated. Simulations 
are transitive: if 0, can simulate Q,, and a2 can simulate Q3, then 52, can simulate 
52,. Two bases are equivalent if each can simulate the other. For example, {X} is 
equivalent to (C, NOT}. (Incidentally, the C gate is also called the comparator 
gate. ) 
Two binary words of the same length are adjacent if they differ in at most one 
bit. A gate preserves adjacency (is adjacency-preserving) if it maps adjacent input 
words to adjacent output words. The COPY gate does not preserve adjacency, 
because it maps adjacent input words 0 and 1 to nonadjacent output words 00 and 
11; however, all of the other gates in Table I preserve adjacency. The Hamming dis- 
tance between two binary words of the same length is ‘the number of bit positions 
where the two words differ. It is clear that a gate preserves adjacency if and only 
if it does not increase Hamming distances: If g preserves adjacency, and si and s2 
are two input words to g, the Hamming distance between g(s,) and g(sZ) is at most 
the Hamming distance between s, and s2. A basis preserves adjacency if every gate 
in it preserves adjacency. 
A gate has scatter if it has a restriction that has more outputs than inputs; 
otherwise, it is scatter-free. All of the gates in Table I, except the COPY gate and 
the 6, gate, are scatter-free. A basis is said to be scatter-free if every gate in it is 
scatter-free. Notice that a gate preserves adjacency if and only if every one-input 
restriction has at most one output; hence every scatter-free gate preserves 
adjacency. However, adjacency-preserving gates may have scatter; in fact, the 
number of outputs of an adjacency-preserving gate may be exponential in the 
number of inputs. An example is the dn gate, with II inputs and 2”-’ outputs. We 
say that an input word to a gate is euen if it contains an even number of 1s. The 
6A gate has 2A-’ even input words, and is defined as follows: thejth output bit is 
1 if and only if the input word to the gate is the jth even input word. It may be 
verified that this gate preserves adjacency. 
All of the adjacency-preserving gates that have arisen in applications so far, e.g., 
the C gate (the comparator) and the X gate, are scatter-free. 
2.2. When Does a Basis Support Fanout? 
We consider two definitions. In both cases, the property of not supporting fanout 
is invariant under the operations of restriction, simulation, taking subsets, and 
taking finite unions. In other words, if Q has the property, so will any basis com- 
posed of restrictions of gates in Q, or any basis that can be simulated by Q, or any 
subset of $2; if 52, and Q, have the property, so will Sz, u Q2. Both characterizations 
are effective: there is an algorithm to tell if a finite basis supports fanout. 
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DEFINITION. A basis supports fanout in the strong sense if it can simulate 
(COPY). A basis supports fanout in the weak sense if it can simulate a gate with 
more outputs than inputs. 
Algorithmic characterizations follow from Lemma 1 and Corollary 3 below. 
LEMMA 1. A basis supports fanout in the strong sense if and only if it does not 
preserve adjacency. 
Proof. Suppose basis 52 does not preserve adjacency. Then it contains a gate g, 
that does not preserve adjacency. This gate has a restriction g, with one input i, 
and two outputs; each output equals either i, or <. If both outputs equal i,, then 
g, is the COPY gate. Otherwise, g, can simulate {NOT}, and we can get the COPY 
gate from g, by attaching NOT gates to a subset of the outputs. In either case, 52 
can simulate (COPY}; hence it supports fanout in the strong sense. 
Suppose basis Q preserves adjacency. A gate preserves adjacency if and only if it 
has the following property: when one input bit is changed, at most one output bit 
changes. Circuits over an adjacency preserving basis also inherit this property; 
hence no such circuit can simulate the COPY gate. It follows that ST does not 
support fanout in the strong sense. 1 
LEMMA 2. Basis 52 is scatter-free if and only if every network over 52* has at most 
as many outputs as inputs. 
Proqf: Let N be a network over D *; let Gates be the set of gates of N. Then 
f (inputs of N) - # (outputs of N) = 1 ( # (inputs of g) - # (outputs of g ) ). 
g E Gorrv 
If Sz is scatter-free, so is IR*. Thus each summand on the right-hand side is non- 
negative; hence the sum is nonnegative, and the number of outputs of N does not 
exceed the number of inputs of N. On the other hand, if 52 has scatter, there is a 
gate in O* with more outputs than inputs. 1 
COROLLARY 3. A basis supports fanout in the weak sense (f and only if it has 
scatter. 
2.3. Basic Complexity Theory 
For an introduction to complexity theory, see [30, 131; for an introduction to 
parallel computation, see [6, 161. In this paper, the problems are decision 
problems, and the reductions are many-one logspace-uniform .V’%‘-reductions. 
Two problems are equivalent if they are reducible to each other. A problem is 
complete for a class if it is in the class and every problem in the class reduces 
to it. 
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3. A SIMULATION RESULT 
Lemma 1 tells us that bases that do not preserve adjacency can simulate 
{COPY}. We use this to show that these bases form exactly seven classes of 
equivalent bases. Table II gives a classification algorithm. 
We begin with some definitions and observations. We have defined a i-input, 
p-output gate to be a function from 2” to 2”. The domain and the range of this 
function are boolean lattices under the natural reflexive ordering <. Gate g is said 
to be monotone if s, $sz implies that g(si) < g(sz); otherwise it is nonmonotone. 
A basis is said to be monotone if every gate in it is monotone. It is easily checked 
that a basis is monotone if and only if it cannot simulate {NOT). 
Let g be a gate with a single output. Define frac(g), the l-fraction of g, to be the 
fraction of input words of g on which the output of g is 1. Basis Q is said to be an 
AND-type basis if sZ* contains a single-output gate g with 0 < frac( g) < 0.5. Every 
AND-type basis can simulate {AND). To see this, observe that any gate g, with 
0 < frac( gl) < 0.5 has a two-input restriction g, with frac( g,) = 0.25. 
In addition, if Q is monotone, we claim that the following three statements are 
equivalent: Q is AND-type; Q can simulate {AND}; Q cannot be simulated by 
(OR, COPY}. We give the proof in the case where Q consists of a single gate g 
with a single output; the proof in the general case is a straightforward generaliza- 
tion. Define a prime implicant of a boolean function to be a minimal set of 
assignments to the input variables that forces the boolean function to take the 
value 1. If every prime implicant of g involves exactly one input variable, then g is 
just the OR of a subset of the inputs; hence all three statements are false. If g has 
a prime implicant involving two or more input variables, then g has a restriction 
that is the AND of two inputs; hence all three statements are true. This proves the 
claim. 
TABLE II 
Classifying Bases That Do Not Preserve Adjacency 
Assume that Q is a basis that does not preserve adjacency. 
9 is monotone 3 
Q is AND-type and OR-type+Q= {AND, OR, COPY). 
f2 is AND-type but not OR-type =-a = {AND, COPY}. 
Q is OR-type but not AND-type S. 52 = {OR, COPY}. 
D is neither AND-type nor OR-type -sZ E {COPY}. 
Sz is nonmonotone = 
Q is AND-type+Ds {NAND, COPY}. 
sz is OR-type *a E (NAND, COPY}. 
Sz is neither AND-type nor OR-type G. 
52 contains at least one gate that has two or more inputs = Q = { XOR, COPY}. 
Every gate in Q has a single input =sZ = {NOT, COPY}. 
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Basis Q is said to be an OR-type basis if Q* contains a single-output gate g with 
0.5 < frac(g) < 1. The following assertions are obtained by duality. Every OR-type 
basis can simulate (OR). If Q is monotone, the following are equivalent: Sz is 
OR-type; D can simulate {OR); Q cannot be simulated by {AND, COPY). 
A gate is said to be linear, if every output function of the gate can be expressed 
as a linear combination, over GF(2), of the inputs and the constant 1. A basis is 
said to be linear if every gate in it is linear; otherwise it is nonlinear. It may be 
checked that the following statements are equivalent: basis Q is linear; basis Q can 
be simulated by (XOR, COPY}; basis Q is neither AND-type nor OR-type. 
THEOREM 4. Let 52 be a basis that does not preserve adjacency. Then it is equiv- 
alent to exactly one of the following bases: (NAND, COPY}, (AND, OR, COPY), 
{AND, COPY}, (OR, COPY), {XOR, COPY), {NOT, COPY}, {COPY}. 
Proof. A classification algorithm is given in Table II. The correctness of the 
algorithm follows from previous observations and basic boolean algebra. 1 
4. CIRCUIT VALUE PROBLEMS 
An instance Z of circuit value consists of a circuit C, say with L inputs, an input 
assignment sin E (0, 1 }” to the circuit, and an output edge e” of C. The circuit value 
problem (CV) is “Given an instance I of circuit value, is edge e’ assigned the value 
1 when circuit C is evaluated on input assignment s,,?” The complementary 
problem, co-CV, asks if edge e” is assigned the value 0. These problems are P-corn- 
plete [ 191. Given a basis 52, we define L2-CV and co-R-CV to be the special cases 
of CV and co-CV, respectively, in which the circuits are required to be over $2. 
Under reasonable assumptions about the form of the input, the circuit value 
problem over any basis 0 can be solved in linear time. In this section, we study 
how the parallel complexity of Sz-CV depends on Q. 
4.1. Bases That Do Not Preserve Adjacency 
Equivalent bases define equivalent circuit value problems, so the complexity of 
Q-CV when 52 does not preserve adjacency may be determined by case analysis. 
The results in Table III are obtained by standard techniques. It is interesting to 
note that six of the seven circuit value problems are complete for natural com- 
plexity classes. Many of the results in this table have previously been obtained in 
[ 121. An inspection of the seven cases yields: 
THEOREM 5. If Q does not preserve adjacency, Q-CV is equivalent to co-Sz-CV. 
Remarks. The case Q = {OR, COPY} of Theorem 5 follows from the Immer- 
man-Szelepcstnyi result [14, 331 that nondeterministic logarithmic space is closed 
under complementation. Clearly, Sz-CV and co-Q-CV are equivalent if s2 is non- 
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TABLE III 
The Complexity of Circuit Value If the Basis Does Not Preserve Adjacency 
Basis 0 Complexity of .Q-CV 
{NAND,COPY} Same as circuit value, so Y-complete [ 19) 
{AND,~R,COPY) Same as monotone circuit value, so 8-complete [l I] 
{OR,COPY} J/Z’-complete; in .F& because JlrLZ’c J+%” [3] 
(AND,COPY) co-NY-complete; also NY-complete because JlrY = co-XL5 [ 14, 331 
{XOR,COPY} in XY’ 
{NOT, COPY) in 2’ (in fact, NV’-complete (see[6, 73) for Y) 
{COPY} in Y (in fact, XV’-complete for 9) 
monotone; we do not know whether s;Z-CV and co-G-CV are equivalent for all 
bases. 
4.2. Bases That Preserve Adjacency 
Our understanding of the complexity of CV over adjacency-preserving bases is 
highly incomplete. In Section 4.2.1, we give a parallel algorithm for CV when the 
gates lack scatter. 
42.1. A parallel algorithm for circuit value if the basis lacks scatter. Each gate 
of a circuit prescribes certain relationships between the values of its inputs and the 
values of its outputs. These relationships may be written as implications, in the 
form A (ii c uj) 3 (ok t u,), where the ii are input edges, the ok are output edges, 
and the vj and ok are values from (0, 1 }. In some of these implications, the partial 
assignment that appears on the left-hand side consists of an assignment to a single 
edge. We call these the short implications; all other implications are long. For exam- 
ple, we can write the following implications for an OR gate with inputs i,, i, and 
output o: ilcl=>ocl; iZtl*otl; and /\(i,tO,i,tO)*o+O. Here the 
first two implications are short. The circuit value problem over any basis may be 
solved by starting with the input assignments and enforcing the implications until 
every edge of the circuit is assigned a value. The reason we single out the short 
implications is because these implications are easily enforced in parallel. In other 
words, every assignment implied by a given partial assignment and a set of short 
implications may be determined in .N%‘, by directed graph transitive closure. This 
suggests the following parallel algorithm (Algorithm 1) to solve the circuit value. 
The algorithm is similar in spirit to the DTEP algorithm of Mayr [20] and to the 
contraction algorithms of Miller et al. [22-241: Step 1 is a “compress” step; Step 2 
is a “rake” step. 
ALGORITHM 1. Initialize S, the set of assignments known to be true so far, to 
the input assignments. Initialize Short to be the set of all correct short implications 
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for all the gates of the circuit. Then alternate the following two steps until each edge 
has been assigned a value: 
1. Augment S using Short. (Use a transitive closure algorithm.) 
2. Consider each long implication. If each assignment on the left-hand side is 
in S, use the assignment on the right-hand side to augment 5’. If all but one 
assignment on the left-hand side are in S, we get a short implication, which 
we use to augment Short. 
The algorithm is correct because circuits are acyclic. Lemma 6 below shows that 
the algorithm runs relatively quickly if the basis is scatter-free. 
LEMMA 6. Given a circuit over a scatter-free basis and an input assignment to it, 
Algorithm 1 deduces the value of all edges in O(fi) iterations, where m is the six 
of the circuit. 
Proof: Algorithm 1 may be regarded as a simplification algorithm. In other 
words, each iteration takes in a circuit and an input assignment to it, deduces the 
values of some edges in Step 1, and uses the resulting partial assignment to simplify 
the circuit in Step 2; the result of an iteration is a simplified circuit and an input 
assignment to it. After sufficiently many iterations, the circuit is fully simplified, i.e., 
each edge has been assigned a value. 
We consider a conservative variant of the simplification algorithm. The new 
algorithm has the overall structure of the old algorithm; however, it does not 
always make all possible assignments or simplifications, but only a subset of them. 
As a result, the assignments inferred by the new (conservative) algorithm after k 
iterations will be a subset of those inferred by the old algorithms after k iterations, 
We then complete the proof of Lemma 6 by showing that the conservative 
algorithm terminates in 2r,,&l iterations. 
Iteration k of the conservative algorithm begins with a circuit C, and an input 
assignment to C,. The partially simplified “gates” that appear in Ck might not have 
connected influence graphs; so we call these entities “elements.” Each element of C, 
will have an equal number of inputs and outputs. (This invariant may be achieved 
at the beginning of the first iteration by adding extra outputs as needed to the 
elements of C,.) Hence Ck has an equal number of inputs and outputs; define the 
bpidth of iteration k to be equal to this common number. Since each element is 
derived from a single scatter-free gate of the original circuit, fixing any i. inputs of 
an element will always permit us to assign values to A outputs of the element. 
The first step of an iteration of the conservative algorithm identifies a set of short 
implications and runs a transitive closure algorithm on these implications to derive 
new assignments. The set of implications is chosen so that fixing any one input of 
any element causes exactly one output of the element to be fixed via these short 
implications. In other words, for each edge i that is an input edge to some element, 
we choose two short implications of the form it 0 * e, + ug and i t 1 3 e I c L‘, 
Our choice of short implications guarantees that the first step can never assign 
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values to more outputs of an element than to its inputs. The second step of the 
iteration restores the invariant that each element has an equal number of inputs 
and outputs, by fixing the correct number of additional outputs of each element 
and discarding fixed inputs and outputs. The edges that are assigned values in the 
second step become input edges of the simplified circuit, 
We now show that the conservative algorithm takes at most 2[&1 iterations. 
Each input edge of Ck is removed during the second step of iteration k. Hence there 
cannot be too many iterations of large width. In particular, within the first r&l 
iterations, there will be an iteration with width at most r&l. We show that there 
can be at most rJJ m more iterations. Notice that if C, is not the empty circuit, 
at least one output edge of C, is assigned a value during the first step of iteration 
k. This means that Ck+ i has fewer outputs than C,; hence the width of iteration 
(k + 1) is strictly less than the width of iteration k. It follows that the width of the 
circuit becomes zero within 2rfi1 iterations. 1 
Remark. We prove that the bound in Lemma 6 is tight, by exhibiting an infinite 
family of comparator circuits on which Algorithm 1 takes O($) iterations. Let Ck 
be the circuit with k2 comparators arranged in a k x k grid, as follows: the inputs 
of each comparator come from the left and below; the “min” output of each com- 
parator goes upward; and the “max” output of each comparator goes to the right. 
Let the input assignment sk be as follows: each horizontal input edge is assigned the 
value 0; each vertical input edge is assigned the value 1. Suppose the simplification 
algorithm is presented with circuit Ck and input assignment sk. It can be checked 
that the output produced after one iteration is the simplified circuit C, _ , . Hence 
Algorithm 1 takes k iterations to deduce the value of all edges of Ck. 
THEOREM 7. Let Sz be a scatter-free basis. Then there is a PRAM (parallel 
random access machine) algorithm for Q-CV that runs in O*(h) time’ using a 
polynomial number of processors, where m is the size of the circuit. 
Proof Lemma 6 tells us that Algorithm 1 takes O(h) iterations; each itera- 
tion can be implemented in polylogarithmic time on a PRAM with a polynomial 
number of processors. 1 
5. NETWORK STABILITY PROBLEMS 
The network stability problem (NS) is a question about the existence of 
con$gurations of a network consistent with a given input assignment. In this 
section, we study the sequential and parallel complexity of network stability as a 
function of the kinds of gates allowed in the network. 
An instance I of network stability consists of a network N with ;13 0 inputs, and 
an input assignment sin E (0, I}” to N. A configuration of N is an assignment of 
’ The O* notation means that polylogarithmic multiplicative factors are suppressed. 
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boolean values (OS and Is) to the edges of N. It is a stable configuration of [N, Sin] 
if it satisfies the gate equations at each internal node and is consistent with the 
input assignment sin. The network stability problem is “Given an instance I of 
network stability, does [N, .sin] have a stable configuration?” Often we leave the 
input assignment implicit, and say “N has a stable configuration” when we mean 
“[N, Sin] has stable configuration.” Given a basis R, we define SZ-NS to be the 
special case of NS in which the network is required to be over Sz. For instance, 
{AND, OR, COPY)-NS is the stability problem for monotone networks. In general, 
network stability problems are not known to be equivalent to their complementary 
problems. 
Lemma 8 below shows that network stability is usually at least as hard as circuit 
value. This lemma may be extended to all nonmonotone bases; a proof appears 
in [32]. 
LEMMA 8. Let Sz be any basis that can simulate {NAND}. Then SL-CV reduces 
to SZ-NS. 
ProoJ: The proof uses the idea of a forcer. A u-forcer is a one-input, zero-output 
network which has a stable configuration if and only if the input takes the value D. 
A O-forcer may be built by tying the output of a NAND gate to one of its inputs, 
and a l-forcer may be obtained by adding a NOT gate at the input of a O-forcer. 
To determine the output of a circuit over Q, feed its output into a l-forcer. 
The resulting network has a stable configuration if and only if the circuit has 
output 1. 1 
5.1. Networks over Monotone Bases 
THEOREM 9. Every network over a monotone basis Q has a stable configuration; 
in.fact, there is a (unique) “most-O” stable configuration Q” with the property that if 
an edge e is 0 in any stable configuration Q of the network, it is 0 in Q”. This stable 
configuration can be found in linear time. Furthermore, the problem “Is edge 0 
assigned the value 1 in Q’?” is equivalent to Q-CV. 
Proof. We give the reduction to s2-CV; the reduction in the other direction is 
immediate. Pretend that each edge e of the monotone network N has unit delay. 
Consider the following network process. Initialize N to the all-0 stable conligura- 
tion. At time t = 0, assign each input edge of N its correct value. Now let the 
network “run.” The values on edges of the network will change during this process; 
since the network is monotone, every change will be from a 0 value to a 1 value. 
Thus the value on any given edge will change at most once; eventually the network 
will reach a stable configuration. This is Q”, because the value of an edge becomes 
1 only if it must be 1 in order to satisfy the equations of the network. 
The network process terminates in at most m time units, where m is the size 
of N. We may unravel the network computation into a circuit computation, by 
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replacing each gate g of N by m gates (g, t), one for each time-step, The resulting 
circuit is over 8. Its size is O(m’). i 
5.2. Networks over Nonmonotone Bases That Do Not Preserve Adjacency 
Equivalent bases define equivalent network stability problems. Theorem 4 tells us 
that there are only three inequivalent bases to consider. We consider these in turn. 
We show that (NAND, COPY}-NS is JlrP-complete. Membership in Jlr.9 is clear, 
and we establish Jlr.P-hardness by reduction from the problem “Does the given cir- 
cuit C,, over (NAND, COPY} have an input assignment that makes its output 17” 
(The latter problem is easily seen to be at least as hard as the satisfiability 
problem.) Let float be the O-input, l-output network obtained by connecting one 
output of a COPY gate to its input. Attach afloat network to each input of C, and 
feed the output of Co into a l-forcer. The resulting input-free network has a stable 
configuration if and only if C,, has an input assignment that makes its output 1. 
This completes the reduction. 
Constructing a stable configuration of a network over (XOR, COPY} is the 
same as solving a system of linear equations over GF(2); such systems can be solved 
in Jlrq2 [26,4]. 
Networks over (NOT, COPY) have an especially simple structure: each con- 
nected component may be rendered into a tree by deleting at most one edge. This 
can be exploited to find stable configurations in linear time, and in logarithmic 
space. It can also be shown by standard methods that co-(NOT, COPY}-NS is 
NV’-complete for 9. 
5.3. Networks over Nonmonotone Bases That Preserve Adjacency 
The interesting question is: How hard is network stability if the basis preserves 
adjacency and can simulate {NAND >? We give a linear-time algorithm to construct 
a stable configuration if the basis is scatter-free. In addition, for such bases, 
we show that Q-NS is equivalent to Q-CV. Let 9’9% be the class of problems that 
are reducible to circuit value over scatter-free bases. Then the network stability 
problem over scatter-free bases is complete for YF%. (Also see Section 7.) 
5.3.1. Scatter-free networks. We use the characterization of Lemma 2 to give a 
linear-time algorithm that constructs a stable configuration of a scatter-free 
network, whenever one exists. 
We are looking for stable configurations in a network N over a scatter-free basis 
Q. We may assume that 52 is closed under restriction, since restrictions of scatter- 
free gates are scatter-free. The first step is to “eliminate the inputs,” i.e., simplify the 
problem so that N becomes input-free. The idea behind input elimination is that 
knowing the value of an input to a gate enables us to do two things: deduce the 
value of some (maybe none) of its outputs and replace the gate by one of its restric- 
tions. This process of network simplification may be iterated; it produces, in linear 
time, a partial assignment P of values to edges and an input-free network N’ on the 
remaining edges, with the property that the stable configurations of N are obtained 
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by augmenting the stable configurations of N’ with P. In particular, N has a stable 
configuration if and only if N’ does. Since Q is scatter-free, Lemma 2 applies to N’; 
since N’ has no inputs, it will have no outputs. Henceforth we will simply assume 
that N has no inputs or outputs. 
Consider what happens if we break an edge e of N, thus creating an input ei,, and 
an output eout, and then place the value u E (0, 1 } on e,, . We obtain a network with 
one input and one output; we may apply input elimination to this network. We call 
this the process of propagating the pair [e, u]. Applying Lemma 2 to the network 
that remains after the propagation, we see that edge eou, must be assigned a value 
v out during the propagation. If uout = v, we say that the propagation is succrssfil, 
and that [e, v] is viable in N. The result of a successful propagation is a partial 
assignment P and an input-free network N’ on the remaining edges, with the 
property that the stable configurations of N that assign edge e the value 11 are 
obtained by augmenting the stable configurations of N’ with P. If, on the other 
hand, u,,~ # u, no stable configuration of N may assign edge e the value c’: in this 
case, we say that the propagation is unsuccessful. 
The type of an edge in an input-free scatter-free network is the set of viable values 
for it, i.e., type,(e)= {u] [ , ] e u is viable in N}. If type,,,,.(e) = @, we say that P is a 
contradicting edge. It turns out that the type of an edge is preserved by successful 
propagations: 
LEMMA 10. Let N be an input-free network over a scatter-free basis Q. Suppose 
that [el, vl] is viable in N. Let N’ be the network left qfter propagating [e,, v,] in 
N; let e2 be an edge of N’. Then type,.(e,) = type.(e,). 
Pro@ The key idea is that propagations only make forced moves. Hence every 
assignment made in the propagation of [e,, vz] in N will be made during the 
propagation of [e,, v2] in N’, unless the same assignment has already been made 
during the propagation of [e,, v,] in N. 1 
Lemma 10 justifies the following polynomial-time algorithm for constructing 
stable configurations in scatter-free networks: 
ALGORITHM 2. Eliminate all inputs. Pick any edge e. If it is contradicting, there 
are no stable configurations; otherwise, suppose [e, v] is viable. Propagate [e, u], 
thus obtaining a partial assignment P and a simplified network N’. Find a stable 
configuration of N’ and augment it with P to yield the desired stable configuration. 
If N’ has no stable configuration, neither does N. 
THEOREM 11. Let N be a network over a scatter-free basis Q. Then there is o 
linear-time algorithm that will construct a stable configuration if there is one, oj 
conclude that none exists. 
ProoJ Algorithm 2 can be made to run in linear time. The idea is to keep the 
work done by the algorithm proportional to the amount of simplification achieved. 
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i.e., the number of edges of the network that are assigned values. To do this, 
propagate [e, 0] and [e, l] “in parallel,” and use the propagation that succeeds 
first. l 
THEOREM 12. Let N be an input-free network over a scatter-free basis Q. Then N 
has a stable configuration if and only if it has no contradicting edge. 
ProoJ If N has a contradicting edge, there is clearly no stable configuration. If 
there is no contradicting edge, Algorithm 2 will find a stable configuration. m 
THEOREM 13. Let 52 be any scatter-free basis that can simulate {NAND}. Then 
O-NS is equivalent to Q-CV. 
Proof: We use Theorem 12 to give a reduction from SZ-NS to Q-CV; the reduc- 
tion in the other direction follows from Lemma 8. Consider the following network 
process Pr l(e, v) on the network N. Break edge e, thus creating a new input e, and 
a new output eout, Assign all input edges of N their correct values, and assign edge 
e, the value u. Perform input elimination. Since the gates are scatter-free, each out- 
put will be assigned a value. Let uout(e, u) be the value assigned to edge eout. We 
say that process Pr l(e, v) succeeds if v&e, u) = v; otherwise it fails. The crucial 
observation is that both Pr 1 (e, 0) and Pr l(e, 1) fail if and only if e is a contra- 
dicting edge. The proof of this observation follows from the fact that the result of 
input elimination is insensitive to the order in which the inputs are eliminated. 
Consider the following network process Pr 2(e, u): Pretend that each edge has 
unit delay. Break edge e of N, thus creating input e,, and output eou,. Initialize the 
network to an arbitrary configuration. Assign all input edges of N their correct 
values, and assign edge ei, the value u. Now let the network run. Every edge that 
was assigned a value during process Pr l(e, u) will stabilize within m time units at 
the same value in Pr 2(e, v). (Here m is the size of N.) In particular, edge eout will 
stabilize at uout(e, u). Unravelling the network process Pr 2(e, v) into a circuit 
computation yields a circuit over Q that computes u&e, v). 
Given all the values u,,,(e, v), we may use NAND gates to combine the results 
and determine whether N has a stable configuration, The resulting circuit has size 
O(m3). I 
Remark. Theorem 13 may easily be extended to all nonmonotone scatter-free 
bases; a proof appears in [32]. 
6. THE CLASS Gf%? 
6.1. The Comparator Circuit Value Problem 
The comparator circuit value problem, (C)-CV, is the circuit value problem over 
the monotone scatter-free basis {C}. Define 9% to be the class of problems 
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reducible to {C}-CV. This section discusses some properties of the class %%; 
subsequent sections give natural problems complete for @%. 
Table 1 tells us that the comparator C has inputs i,, i, and ouputs o, = i, i,. 
o* = i, + i,. Observe that the output functions of this gate are threshold functions. 
For J. 3 2, define the zi. gate to be the monotone scatter-free gate with jL inputs 
I,, . . . . i, and Jb outputs oi, . . . . oj., where oj is the jth threshold function 7’,(i,, . . . . i, ); 
i.e., output oi is 1 if and only if at least j inputs are 1. The comparator is just the 
T> gate. The rj. gate essentially sorts its inputs. Since sorting circuits can be built 
with comparators, each ~~~ gate can be simulated by the comparator. It follows that 
(TV} is equivalent to (C}, for each Ia2. 
The “double rail” method of Goldschiager [ll ] may be used to reduce 
(ri, NOT}-CV to {rj,}-CV. The idea is to keep each variable around in both the 
complemented and uncomplemented forms. The key step is to produce both forms 
of the outputs of a gate, given both forms of the inputs. For a NOT gate, this is 
trivial. For a ri, gate, we can do this with two r;. gates: the first TV gate takes in the 
uncomplemented inputs and produces the uncomplemented outputs; the second t, 
gate takes in the complemented inputs and produces the complemented outputs in 
reverse order. Thus {ri., NOT}-CV is %%‘-complete. Since Sz-CV = co-Q-CV when 
Q is nonmonotone, it follows that the class %?8 is closed under complementation. 
Applying Theorem 13, we see that { tA, NOT}-NS is %9-complete; in particular, 
{C, NOT)-NS is w%?-complete. Theorem 14 below, due to Feder [8], uses this 
result to show that MY C_ %?%Y. Since {X} is equivalent to {C, NOT}, it follows 
that jX}-CV and (X)-NS are %?%-complete. These facts are used in Sections 6.2 
and 6.3. 
THEOREM 14. ,$‘9’ E %?8. 
Proof: The problem GAP: “Given a directed graph G and two vertices s and t, 
is there a directed path from s to t?” is complete for &“Y [ 151. The problem 
remains complete even if the following conditions are imposed: s must be a source 
vertex; t must be a sink vertex; and G must be acyclic. There is no directed s - t 
path if and only if the vertices of G may be two-colored with the colors 0 and 1 so 
that color(s) = 1; color(t) = 0; and colors never decrease along directed edges, i.e., 
if there is a directed edge from vertex u, to vertex u2, then color(o,) d color(u,). We 
build a network over {C, NOTI to enforce these “nondecreasing” conditions. 
A comparator circuit may be drawn as a collection of wires with comparator 
gates between them; see, e.g., Section 5.3.4 of [ 171. Consider the following com- 
parator circuit: introduce a wire for each vertex of G, and a comparator gate for 
each edge of G; the gate is oriented so that if the edge is directed from vertex u1 to 
vertex us, then the associated comparator places its “min” output on the wire 
associated with vertex u1 and its “max” output on the wire associated with vertex 
u2. (The relative order of the comparators on the wires is immaterial.) The resulting 
circuit has one input edge corresponding to each vertex of G. In addition, since G 
is acyclic, the circuit has the following property: on any input assignment, the 
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output word of the circuit equals the input assignment if and only if none of the 
comparators are “used” on that input assignment. We use this property to complete 
the reduction. 
Convert the circuit into a network N over {C, NOT} as follows: feed the output 
edge corresponding to s into a l-forcer; feed the output edge corresponding to t 
into a O-forcer; for every other vertex v of G, connect the output edge corresponding 
to v to the input edge corresponding to U. Let sin be the input assignment to N that 
assigns the value 1 to the input edge of N corresponding to vertex s, and assigns 
the value 0 to the input edge corresponding to vertex t. Given a stable configuration 
Q of [N, Sin], we show how to find an appropriate two-coloring of G. Since Q is 
stable, no comparator gets used. Hence Q assigns identical values to all the edges 
on any given wire of N; let this common value be the color of the associated vertex. 
It is easy to check that this coloring meets all the required conditions. Conversely, 
if G has an appropriate two-coloring, we can construct a stable configuration of 
[N, sin]. Hence [N, sin] has a stable configuration if and only if there is no directed 
s-t path in G. Thus we have reduced GAP to co-(C, NOT}-NS, which is 
9?$?-complete. l 
6.2, Lex-first Maximal Matching is %W-complete 
Lex-first problems are often P-complete [6,2, 251, but LFMM, the lex-first 
maximal matching problem, appears not to be so. Attempts to reduce circuit value 
to LFMM fail because of an inability to “fanout information” [2]. We will now see 
that the “reason” for this phenomenon is that LFMM is @X-complete. 
An instance Z of LFMM consists of an undirected graph G = (V, E), a total 
order < on E, and a distinguished edge 2. If e, < e2, we say that e, precedes e2. 
A matching M is a subset of E with the property that at most one edge in M is 
incident to any vertex of G. A matching is maximal if it is not properly contained 
in any other matching. The total order < on the edges allows us to regard a 
matching A4 as a sequence SM = (el, e,, . . . ) of edges in ascending order, i.e., j < k 3 
ej < ek. Given two (maximal) matchings M and N, we say that M 4 N if SM lexico- 
graphically precedes S,. The relation < defines a total order over all maximal 
matchings. The minimum element, M,,,n,,t, of this order is called the lex-first 
maximal matching of (G, < ). The lex-first maximal matching problem is “Given an 
instance Z of LFMM, is z in MleXfirst?’ 
The following greedy algorithm finds Mlexfirs,: Start with the empty matching, 
inspect the edges in ascending order, and augment the current matching whenever 
possible. Cook [S] (personal communication) showed that LFMM is equivalent to 
(X}-CV; hence LFMM is Gk%-complete. Before giving the reductions, we introduce 
some terminology. 
An X-circuit is a circuit over {X}. The X gate has inputs i,, i, and outputs 
.T 7. 
0, = 1112, 02 = 1112. We associate input ii and output 0,. This association allows us 
to describe an X-circuit in terms of snakes, A snake is a sequence of edges; in our 
application, the sequence is always acyclic. If an input edge of an X gate is in snake 
q, the associated output edge is the next element of q; if an output edge of an X gate 
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is in q, the associated input edge is the previous element of q. The first element of 
a snake is an input edge of the circuit; the last element of a snake is an output edge. 
Two snakes meet if there are two edges, one in each snake, that are input edges to 
the same gate. The snakes of an X-circuit constitute a partition of its edges. 
An X-circuit may be described by naming its snakes and telling, for each snake, 
which other snakes it meets and in what order; in such a description, there is a gate 
wherever two snakes meet. There are efficient transformations between such a 
description and a standard description of an X-circuit. 
Reducing LFMM to {X}-CV. Introduce a snake qv for each vertex v of G. Two 
snakes meet if the corresponding vertices in G are neighbours, i.e., if they share an 
edge. Thus the gates of the X-circuit correspond to the edges of G. Let g, denote 
the gate corresponding to edge e. The order in which the snake corresponding to 
a vertex meets the snakes corresponding to its neighbour vertices is induced by the 
total order < on the edges of G, as follows: if vertex v is adjacent to vertices M’ and 
x in G, and (v, N>) < (v, x), then snake qu meets snake q,,, before it meets snake y 1. 
This completes the description of the X-circuit C. The relevant input assignment is 1, 
i.e., the input assignment that assigns each input edge the value 1. 
We show that edge e is matched in Mlexfirst if and only if both inputs to gate g, 
are 1 when circuit C is evaluated on input assignment 1. (Given this fact, it is easy to 
produce the instance of (X}-CV corresponding to instance I of LFMM from circuit 
C.) Observe that we may list the gates of C in topological order as follows: list 
the edges of G in ascending order of <; then read off the corresponding gates. 
Evaluating circuit C in this topological order simulates the greedy algorithm to find 
a lex-first maximal matching of G. Let e be any edge of G; let u be an endpoint of 
edge e. Then the following claim is easily proven by induction: the edge on snake 
q,. that enters gate g, is assigned the value 1 when C is evaluated on input assign- 
ment 1 if and only if vertex v is unmatched at the time the greedy algorithm 
considers edge e. The proof is completed by observing that the greedy algorithm 
matches edge e if and only if both endpoints of e are unmatched at the time the 
algorithm considers this edge. 
Remark. The reduction from LFMM to {X>-CV takes a graph with 1~1 edges 
into a circuit with lE( + 1 gates. It follows from Theorem 7 that there is a parallel 
algorithm for LFMM that runs in 0*(m) time. 
Reducing { X}-CV to LFMM. Suppose we are given an X-circuit and an input 
assignment to it; suppose we wish to tell if output edge eout obtains value 1. Feed 
this edge into a new X gate g whose other input is 1. Let C be the resulting X-cir- 
cuit. Then the answer to the {Xl-CV instance is “yes” if and only if gate S has both 
inputs 1 when circuit C is evaluated on its input assignment. We may assume that 
a topological order of the gates of C is available (see [28]) because there is a fast 
parallel transformation that takes as input any circuit C and an input assignment 
s,, to C, and returns a (larger) circuit C’ over the same basis, a topological order 
of the gates of C’, and an input assignment sin, so that [C’, s:,] has output 1 if and 
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only if [C, Sin] has output 1. We may assume that each pair of snakes of C meet 
at most once, because removing every intersection except the first does not change 
the values assigned to the edges of C. Notice that if the input edge of a snake is 
assigned the value 0 by the input assignment to C, all edges on this snake get the 
value 0; furthermore, we may delete this snake without affecting the values assigned 
to the other edges of C. Thus we may assume that the input assignment to C is 1. 
Now construct a graph G = (V, E) as follows: introduce a vertex for each 
(remaining) snake; introduce an edge between two vertices if the corresponding 
snakes meet. The total order < on E is read off from the topological order on 
the gates of C. The distinguished edge Z of the LFMM instance is the edge corre- 
sponding to gate 2. It is easy to verify that edge e” is matched in the lex-first 
maximal matching if and only if the original (X}-CV instance has a “yes” answer. 
This completes the reduction. The size of the LFMM instance is quadratic in the 
size of the {X}-CV instance; however, this increase in size may be avoided if a 
topological ordering of the X-circuit is available. 
6.3. Stable Matching is VV-complete 
The stable matching problem (see [ 10, 18, 271 for an introduction) is essentially 
the same as network stability for networks over {A’}. The stable marriage problem 
is a special case of stable matchings; it is the same as network stability for 
comparator networks. Since {Xl-NS and {Cl-CV are equivalent, several stable 
matching problems are Q%?-complete. We state these results here; for proofs and 
extensions, we refer the reader to [31]. 
THEOREM 15. The following problems are V%?-complete: 
(a) Stable roommates. Does the given instance of stable roommates have a 
stable roommate assignment? 
(b) Fixed pair. Is the given pair of persons a jixed pair of the given instance 
of stable matching; i.e., is it true that these two persons are matched to each other in 
every stable matching? 
(c) Stable pair. Is the given pair of persons a stable pair of the given instance 
of stable matching; i.e., is it true that there is a stable matching that matches these 
two persons to each other? 
(d) Minimum-regret. Given an instance I of stable matching and an integer k, 
is it true that there is a stable matching of I in which every person has regret at most 
k? 
(e) Man-optimal stable marriage. Given an instance of stable marriage, is man 
m matched to woman w in the man-optimal stable marriage? 
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7. RELATED RESEARCH 
Recently, Feder [9] has reported considerable progress in solving network 
stability for arbitrary adjacency-preserving bases. He shows how to find a stable 
configuration for a network over an arbitrary adjacency-preserving basis in cubic 
time. He also generalizes Theorem 13 to all nonmonotone adjacency-preserving 
bases. It follows that if do+%? denotes the class of problems that are reducible to 
circuit value over adjacency-preserving bases, then the network stability problem 
over adjacency-preserving bases is complete for d.?PZ. Finally, for any non- 
monotone nonlinear adjacency-preserving basis J;z, he shows that constructing a 
stable configuration is equivalent to Q-CV. 
8. CONCLUSIONS 
The complexity of circuit value and network stability has been studied as a func- 
tion of the kinds of gates permitted in the network. The availability of fanout plays 
a crucial role in determining the complexity. The interesting new problems studied 
are circuit value and network stability over scatter-free and adjacency-preserving 
bases. The overall picture that emerges from our work and [9] is 
where Y6%? and d.?P%? are the classes of problems that are reducible to circuit 
value over scatter-free and adjacency-preserving bases, respectively. We conjecture 
that all of the above inclusions are proper and that the three new classes are 
incomparable to N%‘. 
We conclude with some directions for further research: 
1. Is there a machine characterization of the new classes discussed in this 
paper? 
2. Our definitions of fanout are “all-or-nothing” definitions; for instance, a 
circuit over an adjacency-preserving basis cannot simulate even one copy gate. Can 
anything interesting be said about the complexity of circuit value and network 
stability when a limited amount of copying is allowed? 
3. What can be said about the relative difficulty of circuit value over different 
adjacency-preserving bases? Is there a linear-time algorithm for network stability 
over arbitrary adjacency-preserving bases? 
4. Find other natural problems that are equivalent to circuit value or 
network stability over adjacency-preserving bases. 
5. The reduction of Section 6.2 from {Xl-CV to LFMM can be modified so 
that the graph G in the LFMM instance is bipartite. It follows that the assignment 
problem (bipartite weighted matching) is @Z-hard. (A full proof appears in [31].) 
571.44 2-l) 
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Of course, it is well known that the assignment problem is in 9. What is the 
relationship between the assignment problem and the classes 9’9%’ and J&L?%?? 
6. Find better parallel algorithms for {C}-CV, or for special cases of any 
%?-complete problem. 
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